A new digital control technique for power factor correction is presented. The main novelty of the method is that there is no current sensor. Instead, the input current is digitally rebuilt, using the estimated input current in the current loop. The circuit measures the input and output voltage by means of low cost ad-hoc Analog-to-Digital Converters (ADCs). Taking advantage of the slow dynamic behavior of these voltages, almost completely digital ADCs have been designed, leaving only a comparator and an RC filter in the analog part. Avoiding measuring current can provide a significant advantage compared to analog controllers and this also helps reduce the total cost. The ultimate objective is to obtain a low cost digital controller that can be easily integrated as an IP block into a field-programmable gate array, FPGA, or an application-specific integrated circuit, ASIC. The experimental results show a reasonably high power factor, despite not measuring the input current, and therefore the feasibility of the method.
I.

INTRODUCTION
In some previous work, digital control was used to avoid some measurement in PFC.
For instance, in [17] [18] the input voltage is not measured, while in [19] [20] [21] the current is not measured and no current loop is used. In [22] [23] current prediction is proposed to enhance the power section performance. It must be taken into account that the current sensor is commonly the most problematic and expensive of the three usual sensors (input/output voltages and input current) of a PFC. This work, which attempts to find a low cost digital solution, presents a controller valid for continuous and discontinuous conduction mode (CCM and DCM) operation that does not need a current sensor.
There is no doubt about the interest in using digital control for switched mode power supplies (SMPS). Some of the advantages are valid for any application, for example programmability, with decreased number of components, less sensitivity to changes or noise, reduced design time and, more recently, additional power management capabilities, such as Power Management Bus, PMBus [1-2] compatibility or electromagnetic interference, EMI, reduction [3] . Some applications also obtain specific advantages using digital control, such as non-linear control algorithms that seek timeoptimal performance in voltage regulator modules (VRMs) [4] [5] [6] or interleaving and current sharing in multiphase converters [7] [8] [9] [10] [11] . In power factor correction, PFC, most efforts of previous digital proposals have been made attempting to increase the bandwidth of the voltage loop without interfering with the intrinsic output voltage ripple [12] [13] [14] [15] [16] . Although the results are quite promising, the higher output voltage bandwidth can hardly compensate for the increase in price compared to the low cost analog integrated controllers and the performance is limited because the output voltage ripple will still be present even with high bandwidth voltage loops.
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The work done includes the hardware description language (VHDL) modeling of the power and controller circuits, the design of ADCs for the measurements of the PFC input and output voltages, the design and implementation in an FPGA of the digital current estimator and the non-linear controller, and the design of the power converter.
All of this work leads to a laboratory set-up focused on obtaining the characterization and optimization of the novel digital control technique.
The block diagram of the proposal is shown in Fig. 1 . Both current and output loops are employed, substituting the current measurement by a digitally rebuilt current. Furthermore, the ADCs for the input and output voltages (v in and v o ) have been designed ad-hoc, to find a low cost solution that can be easily integrated in CMOS technology. This is possible since the measured voltages have slow dynamics.
The rest of the paper is organized as follows. The input and output voltage sampling technique, with specific ADCs, is explained in section II. Section III is devoted to the current loop using the current rebuilding technique and gives details about the laboratory prototype used to obtain the experimental results included in section IV.
After presenting the main conclusions, two appendixes have been introduced to extend the theoretical support to the analysis of the current distortion caused by the transistor drive signal delays and the output voltage ripple.
II. Ad-hoc ADCs
In the proposed controller, only the input and output voltages need to be measured.
Both voltages' dynamics are defined in a low-frequency range (100 or 120 Hz for both the input and the output voltages). The proposed ADCs, which employ the Σ∆ principle [24] , only need a comparator and a low pass filter composed of a resistor and a capacitor as analog components. The block diagram of the ADC is shown in Fig. 2 .
An up/down counter represents the measured voltage as a digital bus. This bus is converted into a bitstream using a Σ∆ modulator (dotted line block). The bitstream is then converted to an analog voltage using an RC low-pass filter, which is compared to the analog input. Depending on this comparison, the counter is increased or decreased.
The integral action of the Σ∆ modulator (the accumulator) guarantees that the error is zero in steady state. Therefore, the mean value of the counter (once translated into voltage) has to be equal to the measured voltage.
The main drawback of the proposed ADC is that it is quite slow: when using M bits, the clock frequency is divided by up to 2 M . However, the digital clock and the input or output voltages have such different dynamics (up to 100 MHz and 100/120 Hz respectively in our case) that the slow nature of the ADC is not a real limitation. In order to decrease the relative oscillation, two equivalent solutions have been tested.
One was selected due to its simplicity, which is to increase the number of bits. The oscillation basically remains the same independently of the number of bits, but its percentage is halved with each additional bit. The other solution is to update the counter at a slower frequency, while maintaining the same frequency in the modulator.
Maximum bitstream and comparator output frequency is f ADCclk . In order to preserve the signal integrity from the FPGA to the filter and from the comparator back to the FPGA, f ADCclk has been reduced from 100 to 3.125 MHz. A filter R = 2.2 kΩ and C = 10 nF has been used for the experimental results shown in the rest of the paper. The ADCs have been implemented using M = 14 bits. However, only N = 10 bits has been used (the MSBs) because the oscillations affect the LSBs. In this way, 10 bits of resolution with almost no oscillation (noise) has been achieved.
III. DIGITALLY REBUILT CURRENT
The main contribution of the proposed controller is that the input current does not need to be measured. Instead, it is digitally rebuilt from the input and output voltages together with the on/off driving signal. In the case of a Boost converter, which has been used in the experimental results, the input current increases proportionally to v in during the on-time, while it decreases proportionally to v in -v o during the off-time (see Fig. 3 ).
The rebuilding algorithm changes slightly in each topology, but can be easily adapted.
The on and off times are known within the controller because the driving signal is generated there, so a simple accumulator can represent the estimated current. It must be taken into account that the rebuilding update frequency, which is the clock frequency, f clk , in this case, sets the resolution of the pulse-width modulation (PWM).
Therefore, the rebuilding technique is more appropriate for custom hardware (FPGA or ASIC) implementation than for digital signal processor (DSP) or microcontroller, as in [25] [26] .
The input current control loop shapes the rebuilt current, i rebuilt , while the output voltage control loop generates the current reference, i ref , for the utility period as depicted in Fig. 4 . The contribution of the output voltage ripple to the current distortion is evaluated in Appendix II concluding that this contribution is lower than the uncompensated drive signal delays.
An effect of the accumulative inductance volt-seconds error is shown in Fig. 6 , where the volt-seconds across the inductor in each switching period are different to the calculated values. Therefore, the input current, i in , does not grow as required and calculated by i rebuilt . Later, since the low i in affects the output voltage, the input current rise during the on-time is not properly compensated for in the off-time and i in increases differently than desired. This effect is experimentally confirmed. If the delay difference is known or measured, it can be compensated for in the rebuilding algorithm. Since the accumulative error due to delays and offset is the difference between the volt-seconds applied to the inductor and the value calculated by the digital circuit, the compensating technique can be unified using a single variable.
Sample and hold and register delays, τ SH and τ R respectively, produced in the v in and v o data acquisition process, cannot be compensated for by compensation constants. As is observed in Fig. 7 
where v in [n-1] and v in [n] are the last two samples Fig. 7 . Left, representation of v in affected by the sample and hold, and the register delays. Right, linear extrapolation.
Once the input current is rebuilt, any current loop can be used: average current, peakcurrent, hysteretic control, etc. In this proposal, one-cycle control is used [27] [28] [29] [30] , which has the advantage of using constant switching frequency that can be easily implemented in digital hardware, because it is based on additions and comparisons.
Nonlinear one-cycle controllers compare a carrier signal with the variable under control, in this case the rebuilt input current, to determine the switching instant. Fig. 8 shows the case for the Boost converter. The turn-off instant corresponds to
where r s is the virtual current sensor resistor, i Lpk is the maximum i L = i in in the switching period, T s , V m is the maximum carrier signal value controlled by the outer loop, and d is the duty cycle. In CCM steady state, the control law is rewritten as
and, therefore, the peak current follows the input voltage in each switching period, achieving power factor correction. One-cycle control can be modified in order to be adapted to other topologies. For example, in a Buck-Boost type converter, e.g. SEPIC, the turn-off instant corresponds to
to ensure that the peak current is proportional to v in in each switching period. introduced for the on-off and off-on switching times, defining the parameters n dlon_off as the number of clock cycles equivalent to the delay in the on-off transition and n dloff_on in the off-on transition. The on-off transition is generated by the digital circuit clock periods (n dlon_off ·T clk ) before reaching condition (2) and the off-on transition is generated n dloff_on clock periods before the carrier ramp reaches zero. Fig. 9 represents the modification introduced in the one-cycle control algorithm to compensate for the inductor volt-seconds error, where the ideal drive signal is the "non-compensated" one.
In order to compensate for the delays, the FPGA generates the "compensated" signals instead. Once they travel through the driver and switch, the real pulses will be almost identical to the "non-compensated" signal, which is the desired behavior. In Fig. 13 the FPGA output (channel 1) that acts as the MOSFET drive signal is compared to the inductor voltage (channel 2). The measured delay time is 520 ns for the on-off transition and 460 ns for the off-on transition. These delays are used in the n dlon_off and n dloff_on parameters of the controller. Fig. 15 (a) shows v g (channel 1) and i g (channel 4), for the utility voltage V g = 120V rms , 60 Hz, and output power, P o = 400 W. Fig. 15 (b) shows the same waveforms at V g = 230 V rms, 50 Hz, P o = 416 W. It can be seen that current shape is very good for the first case (V g = 120 V). The current waveform in the second case (V g = 230 V) shows some more distortion and a higher frequency current ripple (it should be noted that no line filter is included in the prototype). Power factor correction was successfully achieved. Measurements of power factor were 0.99 in the first case Ch 1 Ch 2 and 0.98 in the second. The harmonic content of this waveform complies with regulation EN61000-3-2 for class C lighting application equipment (the most restrictive). Measured delays within the utility period, for input voltage 70 to 230 V rms and output power 200 to 600 W, as shown in Fig. 13 , range from 520 to 700 ns in the on to off transient and from 440 to 500 ns in the off to on transient.
Values of compensation that enables the fulfillment of EN61000-3-2 class C in different cases are n dlon_off = 56 and n dloff_on = 53, equivalent to 560 ns and 530 ns As a proof of concept, the outer loop has been designed using a basic integral action.
In Fig. 16 
APPENDIX I. ANALYSIS OF THE EFFECT OF THE DRIVE SIGNAL'S DELAY
Using (2) 
where <v in > ton_n and <v in > toff_n are the input voltage of the switching period n averaged in the on and off time respectively.
If the difference between the drive signal positive and negative edge delay and the corresponding compensation are ∆t off-on and ∆t on-off respectively, (6) and (7) become (8) and (9), 
The difference between the non-compensated and compensated cases has been approximated in the continuous time domain and integrated over [0, T u ] giving a current distortion, i ind , described by expression (12) ( ) 
